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This paper describes the data set interface which 
connects the SCC-650 digital computer to the IBM-360 
computer by means of a data communications link over a 
telephone line. To provide the necessary background 
information, the basic concepts and techniques of digital 
data communications are discussed. In conjunction with 
these concepts, several possible system arrangements of 
modems, terminals, and computers are given. Also two 
computer-to-computer networks are discussed. The first 
one is the system used at the Lawrence Radiation Labora-
tory for the acquisition of experimental data. The 
second system, the one in which the interface operates, 
is the data communications system on the campus of the 
University of Missouri-Rolla. 
The interface connects directly between the SCC-650 
computer and a data set. Its basic function is to convert 
serial data to parallel data and vice versa. In parti-
cular co1nmunication between the computer and the interface 
is parallel, and communication between the interface and 
the data set is serial. The interface provides the 
necessary control and timing signals to control the trans-
mission and reception of data. Finally, an extensive 
interrupt system is provided to increase the flexibility 
iii 
and the use of the interface when communicating between 
the SCC-650 and the IBM-360 computers. 
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The nature of this project was to design and build 
an interface between the SCC-650 computer and a data set, 
located in the Electrical Engineering Building, to provide 
a channel to the IBM-360 system, located in the Computer 
Science Center, at the University of Missouri-Rolla. The 
major intent is to provide additional support, by means 
of the small computer, of a graphics terminal. In addition 
to this, several other advantages can be derived. The 
collection of data from any experimental system, especially 
one occurring in real time, takes an appreciable amount 
of time. The SCC-650 computer in conjunction with an 
analog to digital converter can be used to collect this 
data for eventual transfer to the IBM-360 system. In 
particular, the radar system or the hybrid computer system 
already have the capabilities of sending data to the 
SCC-650 computer. 
The organization of this paper is divided into two 
major sections. In the first part, the concepts and the 
techniques of digital data communications are reviewed. 
Also an example of a computer-to-computer network, used 
for the acquisition of experimental data, is described. 
In the second part of the paper, the design of the data 
set interface between the SCC-650 computer and a data set 
is described. 
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II. DIGITAL DATA COMMUNICATIONS 
A. Concepts 
A simple model of a communications system is shown 
in Figure 1. It consists of a transmitter, a transmission 
media or channel, and a receiver. 
Transmitter - Channel .. Receiver 
-
Figure 1 
Model of a Communications System 
The transmission media can be air, space, or wire, but 
for this paper the channel will be a telephone line. 
Digital data communications can be broadly described as 
the transfer of digital information from the transmitter 
to the receiver. Often the digital information is expressed 
as binary signals, where one DC voltage represents a logic 
one and another DC voltage represents a logic zero. 
Although these signals can be transmitted directly, usually 
they are used to modulate a carrier so that the channel can 
3 
pass the signals with more reliability. This is done by 
a modulator in the transmitter. A demodulator in the 
receiver is used to detect the modulated signal and pro-
duce the corresponding binary data. To allow two way 
communication, a modulator and a demodulator must exist at 
both ends of the channel. The unit which contains both a 
modulator and demodulator along with a set of control 
signals used to control the transmission is called a MODEM, 
an acronym for MOdulator-DEModulator. The Bell System calls 
their modem a data set. Both names are in common use. The 
model in Figure 2 represents a digital data communication 
system. The generator and receptor can be anything capa-
ble of handling binary data: a computer, a teletype, a 
graphics terminal, a tape unit, a disc, etc. In particular 

















There are many ways by which the transmission of 
data can be described. The method of transmission can 
be either simplex, half duplex, or full duplex. A 
simplex system can transmit and receive data in only 
4 
one direction. This is the simplest system and has limi-
ted practical value. Figure 1 represents this system. 
The half duplex system can transmit and receive data in 
both directions but not simultaneously. Referring to 
Figure 2, if the direction of transmission is from left to 
right at some time then transmission from right to left 
is impossible at this time. The unit on the left is in 
the transmit mode and the unit on the right is in the 
receive mode. The full duplex system can transmit and 
receive data in both directions simultaneously. On the 
same channel, higher data rates can be achieved using 
half duplex rather than full duplex, and half duplex is 
usually less expensive then full duplex. 1 
A character or word of information can be trans-
mitted in two ways. Each bit of the character can be 
transmitted sequentually one bit at a time, or all the 
bits can be transmitted at the same time. The former 
case is serial transmission of a character and the 
latter is parallel transmission of a character. Parallel 
transmission is faster but it has the disadvantage of 
requiring a line for each bit or requiring some sophisti-
cated modulation techniques. 2 
5 
No matter how the data message is transmitted, the 
data must be sampled at the correct time at the receiver. 
For parallel data, one character must be distinguished 
from the next character. For serial data, one bit must 
be distinguished from the next bit as well as distinguish-
ing between characters. Therefore, timing and synchroni-
zation problems must be handled. If the transmitter and 
receiver use clocks to control the transmission, both 
clocks must operate at the same data rate. There are two 
methods of transmission: synchronous and asynchronous. 
Synchronous transmission is the transmission of data 
in synchronization with a master clock operating at a 
constant frequency. The width of a data bit is equal to 
the reciprocal of the clock frequency. When a block of 
information is to be transmitted, the first bit of the 
second character follows immediately after the last bit 
of the first character. The receiver clock must be syn-
chronized with the transmitter clock in order to receive 
intelligible data. To do this, synchronization pulses 
must be sent at the beginning of transmission, and 
depending on the accuracy of the clocks, they must be sent 
at regular intervals within the message to re-synchronize 
the clocks. Also when no data message is being sent, an 
"idle" or synchronization character must be transmitted 
to keep the channel active. 
6 
In asynchronous transmission. the delay between 
the transmission of two characters is highly variable. 
The characters are not in synchronization with any clock 
as they are in synchronous transmission. Also the width 
of a bit may vary whereas in synchronous transmission this 
is a constant. In the common asynchronous system a start 
and a stop bit is transmitted with each character. The 
start bit denotes the beginning of the character and the 
stop bit denotes the end. The start bit and the informa-
tion bits are of constant width whereas the stop bit is a 
minimum of one bit width. This procedure is referred to 
as a synchronous start-stop transmission, or simply start-
stop transmission. Other asynchronous systems are 
described by James. 3 
Over a single line, synchronous transmission is more 
efficient than asynchronous start-stop transmission because 
extra bits are not required on each character, but synchro-
nization and start problems exist within synchronous 
systems. In particular some method must be designed to 
detect the start of a message so that individual charac-
ters can be decoded. 3 Generally certain bit patterns are 
used as communication control characters. These denote 
such things as the bounds of the header information for a 
message, the bounds of the message itself, and line direc-
tion information. Several codes have been devised to give 
this information• One of the most common codes is the 
United Statesof America Standard Code for Information 
Interchange (USASCII or ASCII). The ASCII code is a 
7 
seven bit code for alphanumeric characters, special 
characters, and communication control characters. Another 
code is the Extended Binary-Coded Decimal Interchange 
Code (EBCDIC) which uses eight bits per character. 
In order to help eliminate errors in the data caused 
by noise, error detection and/or correction codes are 
used on the data. There are many possible codes that can 
be used but two of the most common codes will be discussed. 
Although conwonly used in binary synchronous systems 
there is nothing prohibiting the use of such codes in 
asynchronous systems. The first redundancy code is used 
with an eight bit code (such as EBCDIC). It is a cyclic 
redundancy block checking code capable of detecting 
single, double, triple, and odd bit errors and most burst 
type errors. While the details of this code are beyond 
the scope of this paper, it should be noted that the code 
accumulates 16 bits based on the information in a block 
of characters and transmits these as two characters after 
the end of message (or text) indicator. The second code 
in common use is applied to seven bit codes (such as ASCII). 
It employs a vertical redundancy check and a longitudinal 
redundancy check. The vertical redundancy is the genera-
tion of a parity bit for the eighth bit of a character. 
Longitudinal redundancy is the exclusive-OR character by 
8 
character, of all the characters within the bounds of the 
message. This character is sent after the end of message 
{or text) indicator. The detection of an error in a block 
of data causes the initiation of error recovery procedures. 
Usually the procedures cause the block in error to be 
retransmitted. 4 
For asynchronous start-stop transmission, the most 
common error checking feature is the use of the parity 
error detecting code over a single character. Note that, 
in general, synchronous systems use more sophisticated 
error control techniques. 
B. Modems and Methods of Modulation 
As already stated the modem converts binary data 
into acceptable modulated signals which a telephone line 
will pass accurately. Telephone lines themselves are 
classified in a variety of ways. The lines can be private 
or dialed. The private line is a direct line between 
two modems whereas the dialed lines are the normal lines 
which are used for voice transmission. The lines can be 
conditioned or unconditioned. Unconditioned lines are 
the normal voice grade lines. Conditioned lines are 
special lines provided with equalizers to allow higher 
transmission rates. The lines can also be classified 
as narrowband, voice grade, and wideband. The distinction 
9 
between these depends upon the bandwidth that the lines 
will pass. Narrowband lines are normally telegraph lines 
with a bandwidth of up to 300 bits per second. Voice 
grade lines pass up to 4000 bits per second, and wideband 
lines are those lines which have a bandwidth greater than 
4000 bits per second. Modems are designed such that the 
output characteristics match the line, in order to obtain 
the best transmission with the lowest error probability. 
Reference 5 examines some of the common carrier facilities 
that are available. 
A Bell System data set is connected to the telephone 
line electrically. A special telephone, called a DATA-
PHONE, is required to complete the connection when the 
k h h . d 9,10 DATA ey on t e p one ~s presse • With an acoustic 
coupler, which is a special type of modem, a normal 
telephone can be used. The connection between the coupler 
and the telephone is sonic, with no physical, electrical 
connection. 
The most popular methods of m?dulation are frequency 
shift keying, duobinary frequency modulation, phase modu-
lation, amplitude modulation vestigal sideband, and differ-
entially coherent phase modulation. 6 Any good text book 
on communications will explain these modulation methods. 7 ' 8 
The Bell System 103A and the 202C data sets, which 
are of particular interest to the second part of this paper, 
use frequency shift keying as the method of modulation. In 
10 
frequency shift keying one of two frequencies is used to 
represent a logic zero and the other frequency represents 
a logic one. The amplitudes of the signals are kept con-
9 stant. The Bell 103A data set uses dual channel fre-
quency shift keying to allow for full duplex operation. 
The low frequency channel uses 1070 Hertz and 1270 Hertz 
for the logic values, and the high frequency channel uses 
2025 Hertz and 2225 Hertz. Frequencies 1070 Hertz and 
2025 Hertz can be either the mark or the space condition 
depending on the exact model of the data set. Mark and 
space are data communication terms for logic one and 
logic zero respectively. The maximum rate of transmission 
is 300 bits per second. The 202C data set10 is a half 
duplex device using the frequencies 1200 Hertz and 2200 Hertz 
for the logic levels. The rate of transmission can be up 
to 1200 bits per second. This data set also has a slow 
speed reverse channel called the supervisory channel, which 
uses on-off keying as the method of modulation. The pre-
sence of a 387 Hertz carrier is one logic value and the 
absense of it is the other logic value. 
c. Some Sophisticated Systems 
The model presented in Figure 3 is an example of a 
private line system where one modem is directly connected 
at all times to another modem. For convenience, a computer 
11 
is shown connected via modems to a remote terminal. 
The terminal can be any device: teletype, graphics ter-
minal, tape unit, computer, etc. 
Remote 
MODEM MODEM Computer Terminal Private 
Line 
Figure 3 
Private Line Communication System 
Figure 4 represents the dialed line communication 
system. In this system the user at one terminal must 
dial the telephone number of the other data set to con-
nect the two modems. 
Another system is shown in Figure 5. This system 
requires a private line, and one modem is tied to many 
modems. Each remote modem is polled in order to deter-
mine the terminal that is active. Figure 6 is an extension 
of Figure 5. Many pairs of data sets are tied together 
by private lines. In the former system only one remote 
terminal can be active and have control of the line at 


















Dedicated Line Communication System 
Terminal ~ HODEM 
Terminal 1-- MODEM 
Terminal ~ MODEM 
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Multiplexed Communication System 




Figure 7 represents the system where the signals 
from the many terminals are multiplexed together and 
transmitted over a single line. There are two basic 
methods of multiplexing the signals: time division and 
f d . . . lt . 1 . 6 , 7 , 8 requency 1v1s1on rnu 1p ex1ng. Of course this 
system requires the extra hardware of the multiplexer. 
Also a wideband communication line may be required. 
D. Computer-to-Computer Communication 
In any system involving the human operator, the 
operator acts as a highly sophisticated interpreter and 
error detector/corrector. However, his reaction time is 
usually very slow. When a computer must communicate with 
another computer, both processors must perform these 
functions of interpretation and error control. Computer-
to-computer communications can take advantages of higher 
data rates. In fact for adequate interaction of the corn-
puter, high speed is essential as well as economical and 
efficient. 11 
In many instances a small computer located at a 
remote location from a large computer can offer many advan-
tages. A small computer can be used to gather data from 
many slow speed teletypes, and then transfer the data to 
the large computer over the high speed line. One study 
says that an existing time sharing system could serve many 
15 
times the number of users as were previously served by 
using a computer at the remote location, and costs can 
be reduced by using this method. 12 A small computer can 
also be used to collect data from a real time system. 
A few years ago, the Lawrence Radiation Laboratory 
in Berkeley, California was using a PDP-8 computer for 
on-line data acquisition of a high energy physics experi-
ment. However, the PDP-8 could not handle the detailed 
analysis required. Because of the nature of the experi-
ment, results were required as fast as possible. The 
researchers had access to a CDC-6600 computer which was 
used for batch processing at the laboratory. However, the 
turn around time of jobs was too long to be used efficiently 
off-line. Therefore to solve their problem, the researchers 
decided that a communication link was needed between the 
two computers. 
Because direct parallel telephone lines were readily 
available, the data link between the PDP-8 and the CDC-6600 
computers was a full duplex thirteen bit parallel channel 
for the data, plus eight lines for control.signals. The 
system was capable of achieving a word transfer rate of 
80,000 words per second over a 4000 foot line. The word 
transfer rate achieved greatly exceeds the normal bandwidth 
of a telephone line. However, the maximum transmission 
distance is limited to a few miles and the line does not 
pass through amplifiers, switching networks and other equip-
ment normally used in a telephone line. 
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It is interesting to note some of the problems 
that existed in this system. Synchronization was a 
problem. It was necessary to provide communication 
between two synchronous devices, each operating indepen-
dently on its own clock and to keep hardware at a minimum. 
Another problem was the environment in which the system 
was to operate. The environment was excessively noisy 
due to such devices a spark chambers, magnets, and the 
RF field of the cyclotron. As such, some powerful 
error detection and correction technique was needed. The 
method of transmission employed solved both of these 
problems. The method was to echo each word in its 
entirety back to the transmitter for a complete bit by 
bit comparison with the original transmitted word before 
the next word was sent. This is an example of a parallel 
asynchronous system. Also this system allows the receiver 
and the transmitter to halt the flow of data when the 
words cannot be obtained from, or accepted by, the 
respective computer. 
Error correction was done by retransmission of the 
word until the correct echo back word was received. If 
the retransmission cycle was too long, the link assumed 
that a serious fault occurred and the input/output pro-
grams of both computers were informed of the fault. 
It should be noted that a CDC-6600 computer has no 
facility for interrupts. It must continually check a flag 
17 
for a particular device to see if it requires servicing. 
This makes the CDC-6600 difficult to use in a time 
sharing environment. In order to overcome this handicap 
and to prevent hardware modifications of the CDC-6600, 
which could degrade its performance, the researchers 
decided to include the operator in the interrupt chain; 
he is, in fact, the only part of the system which can 
interrupt the computer. 13 This was one of the major faults 
of the system. 
E. The UMR Data Communication System 
The data communications system at the University of 
Missouri-Rolla is shown in Figure 8. For the most part 
the figure is self explanatory. The IBM-360 computer is 
represented by its main components: the central processing 
unit, the main storage and the input/output channels. 
h 2702 . . t 1 't14 'd th . t T e IBM transm~ss~on con ro un~ prov~ es e ~n er-
face between the input/output channels and the data communi-
cations network to be serviced. The basic unit can concur-
rently service up to 15 half duplex lines at transmission 
rates up to 180 bits per second. The terminals which the 
2702 can service are classified as start/stop (asynchronous) 
terminals. Within the 2702 there are many possible config-
urations. In particular, the line adaptors can be selected 




System 360 Byte 
Terminal Code Structure 
s bit position 0 (lower case) 
or 1 (upper case) inserted 
on receive operations or 
deleted on transmit operation 
Insertion/deletion performed 
by equipment 
Transmitted and received 
character 
Figure 9 
DATA FORMAT: IBM-2741 Terminal 
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DATA FORMAT: ASR-35 Terminal 
at the present time. One unit transmits and receives a 
seven bit code, where one bit is usually parity (Bit C) 
as shown in Figure 9, at a data rate of 134.5 bits per 
second. Also shown in the figure is the relationship 
between the System/360 byte and the transmitted and 
received character. This data format is used by the 
20 
IBM-2741 communications terminal. The code used conforms 
to a special code designed for the IBM-2741 terminal. 
Figure 10 represents the data formation transmitted and 
received by the second type of transmission adapter. 
This is an eight bit code where one bit is usually parity 
(bit 8). The transmission rate is 110 bits per second. 
This format is used by the ASR-33 and 35 teletypes and the 
ARDS Graphic Display Unit. 
The line adapters add the start and stop bits when 
transmitting data, and delete the start and stop bits 
when receiving data. The 2702 also provides automatic 
answering when the unit is dialed as well as the ability 
to poll the lines. 
The next element in the communication link is the 
modem. It connects to a remote modem over the dialed 
telephone network. The operator at the remote terminal 
dials the telephone number of the appropriate modem at the 
computer to initiate connections. 
The remote terminal can be an IBM-2741 tele-typewriter, 
an ASR 33 or 35 teletype, an ARDS Graphics Terminal, or 
the SCC-650 computer through the data set interface to 
be discribed in the next section. 
21 
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III. THE DATA SET INTERFACE 
The data set interface 4 'lO,lS,l6 ,l7 ,l8 ,l9 , 20 is the 
communication link between the SCC-650 digital computer 
and a data set or acoustic coupler. The interface was 
designed specifically to interconnect with either the Bell 
System 103A data set or the Bell System 202C data set. 
This presented some problems since the 103A data set is a 
full duplex device and the 202C data set is a half duplex 
device. The former operates at data rates up to 300 bits 
per second whereas the latter has a transmission rate up 
to 1200 bits per second. While the interface was designed 
for these two data sets, an Anderson Jacobson ADC-300 
. 1 17 d Acoust1c Data Coup er was use . This unit is completely 
compatible with the Bell System 103A data set. 
The complete communication link between the IBM-360 
computer and the SCC-650 computer is shown in Figure 8. 
The data set interface physically sees the data set on one 
side and the SCC-650 computer on the other side. As such, 
the operation of the data set interface can be understood 
by looking at only these three devices: the data set, 
the data set interface, and the SCC-650 computer. The only 
other information needed is the rate of transmission and 
the format of the data. 
23 
To prevent major modifications in the already existing 
IBM-360 hardware, the data set interface had to look like 
either an IBM-2741 teletype or an ASR-35 teletype. The 
major problem that occurs is that for the former terminal 
seven bits must be converted from serial to parallel (and 
vice versa) whereas for the latter terminal eight bits 
must be handled. 
The data set interface was designed to transmit and 
receive a ten or eleven bit start-stop asynchronous code. 
In particular, it is expected that the interface will be 
used with the ACSII code with parity, but this is not a 
requirement. Since the interface does not decode any 
characters, the only important fact is that there are 
eight data bits. The remaining two or three bits of the 
character are the start and one or two stop bits. Since 
data bit eight is usually used for error detection, it 
will be referred to as the parity bit. Therefore, the 
code used is a single-error detection parity code. The 
exact format of the bits is shown in Figure 11. A start 
bit is represented by a logic zero or a space and a stop 
bit is represented by a logic one or a mark. It should 
be noted that two stop bits are transmitted by the inter-
face with each character. The data set interface, however, 
will receive and respond to either one or two stop bits. 
The ASR-35 and the ARDS Graphic Display Unit are the major 
input/output devices of the SCC-650 computer. By using 
24 






the same code as these units, no code conversions need 
be made, and thereby any input/output can be transferred 
directly to these devices if the situation so requires. 
The 103A and 202C data sets conform to Electronics 
Industries Association Standard RS-232-A and as such the 
interface must also be compatible with this standard. To 
do this level conversions must be made in the interface. 
The data set signals are ~ 15 volts where +15 volts corres-
ponds to the "ON" condition, the space condition, or a 
logic zero, and -15 volts corresponds to the "OFF" con-
dition, the mark condition, or a logic one. These are 
converted to 0 volts and +5 volts respectively; that is, 
0 volts becomes a logic zero and +5 volts becomes a logic 
one. The hardware used in the interface is mostly 
Westinghouse DTL integrated circuits with Texas Instruments 
D flip-flops used in the shift registers. NAND logic is 
used. 
25 
The data flow between the data set and the interface 
is serial but the data flow between the interface and the 
computer is parallel, 12 bits at a time. As such, one of 
the main jobs of the data set interface is to convert 
serial data to parallel data and vice versa. This is 
easily accomplished by means of a shift register and 
appropriate control signals. 
Appendix A describes the operating procedure and 
the commands pertinent to the data set interface. 
Appendix B gives three short examples using the interface. 
Appendix C describes the operation of the data set inter-
face in a modified computer design language notation. 
To help the reader relate the appendices to the following 
description, mnemonics are given in parenthesis after the 
word name of the signal or the command. 
A. The Receive Mode 
The data set interface operates in two modes: the 
receive mode and the transmit mode. These modes are taken 
from the point of view of the SCC-650 computer. Therefore, 
when in the receive mode, the data flow is from the data 
set to the interface to the computer. In the transmit 
mode, the data flow is in the opposite direction: from the 
computer to the interface and then to the modem. 
Dt)lJre~w i ng the start-clear button on the computer or 
the execution of the "terminate" instruction ('l'MR) 
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per second, the delay is about 0.417 milliseconds. The 
purpose of this is to locate the center of a bit so that 
the data can be sampled with greater reliability. Thereby 
the effects of differences in the transmitting and receiving 
clock frequencies are reduced. 
When the timer ends, the master clock (SFT) is started. 
This clock is used in both the transmit and the receive 
modes to clock the data in and out of the appropriate 
registers. The rate of the clock can be varied. For the 
103A data set, the data rate is 110 bits per second. For 
the 202C data set, the rate is 1200 bits per second. The 
start bit is clocked into a nine bit shift register, to be 
referred to as shift register one (SRl). A counter counts 
the clock pulses and the clock is stopped when the count 
reaches ten. This signifies that shift register one is 
full, and the "shift register one full" flag (SRlF) is 
set. 
During the receive mode two registers are used. Data 
is initially shifted into shift register one as described 
above. Then if shift register two (SR2) is empty (the 
"shift register two full" flag (SR2F) is off), the data is 
transferred from bits 1 through 8 of shift register one to 
bits 0 through 7 of shift register two. The data is now 
ready to be transferred to the computer. However, this 
action is controlled by the computer only. The data flow 











Data Flow in Receive Mode 
There are two reasons why two registers are used 
for the receive mode. First, it helps prevent the loss 
of incoming data. Two characters can be received con-
secutively before the SCC-650 computer is forced to act 
on the received data. This means that the received data 
does not have to be transferred to the accumulator as 
soon as shift register two is full. With one register 
incoming data would have to be transferred almost immedia-
tely to prevent the loss of the next character. A safety 
margin of one character results. The second reason for 
the use of two registers concerns the word length of the 
computer versus the character length of the received data. 
29 
The word length of the SCC-650 computer is twelve bits, 
but of the ten or eleven bits received, there are only 
seven information lists. This means that a minimum of two 
characters must be received if the data word is to be 
twelve bits long. Since the interface has two registers 
for the receive mode, two characters can be received and 
then acted upon to convert them to the twelve bit format 
required without using the computer•s core or registers 
as storage while waiting for the remaining portion of the 
twelve bit word. 
Once the data has been transferred from shift register 
one to shift register two, the 11 shift register one full" 
flip flop is reset and the "shift register two full" flip 
flop is set. Shift register one can now receive the next 
character. 
The flow of data from shift register two to the com-
puter occurs when the 11 shift register two full 11 flag is 
set and when the computer executes a "transfer to accumu-
lator .. instruction (TTA). This is a parallel transfer, 
clocked by a timing pulse from the computer, from bits 1 
through 7 of shift register two to bits 5 through 11 of 
the accumulator. 
The timing pulses are denoted as Tl,T2, ••. ,T7. The 
transfer between registers occurs at Tl in synchronism 
with the computer. If a "transmit to accumulator" in-
struction is being executed and shift register two is full, 
then at T5 the parallel transfer of data to the accumulator 
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parity is detected. The other effects of disabling parity 
will be discussed when the operation of the transmit mode 
is described. 
B. Transmit Mode 
In the transmit mode, the basic idea is to transmit 
a character from the SCC-650 computer to the IBM-360 system. 








The flow is from the accumulator to shift register two in 
the interface. From this register the data is shifted 
out to the "transmitted data" line of the data set. Since 
the computer controls the transmitting of data, the only 
way to lose data is through programming errors or hardware 
failure, both of which do not affect the question of whether 
to use one or more registers for transmitting data. The 
major advantage to using two or more registers is for 
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buffering. However, the increase in the hardware neces-
sary and the increase in the complexity of the control 
circuitry make the use of two or more registers imprac-
tical. Also an interrupt is provided to indicate when a 
character has completed transmission. Thereby the com-
puter can be processing other data while a character is 
being transmitted. The time to transmit one character 
is approximately 91 milliseconds for 110 bits per second 
or 8.33 milliseconds for 1200 bits per second. Therefore 
only one register is used for transmitting data. 
The data flow begins when the computer executes a 
"transfer from accumulator" instruction (TFA) • The data 
set interface responds by setting the "request to send" 
(RTS) flip-flop. In order to put the data set interface 
in the transmit mode, "clear to send" ( CTS) , a signal 
from the data set, must be on. With the 103A data set 
"clear to send" is on once the carrier is received from 
the remote data set. With the 202C, line turn around is 
initiated when the interface turns "request to send" on. 
The "request to send" signal is sent to the 202C data 
set but not to the 103A data set. When line turn around 
has completed and the data set is ready to transmit infor-
mation, the data set turns "clear to send" on. When "clear 
to send" comes on the interface is put into the transmit 
mode. Now the computer can be informed, by turning the 
"device ready" flag (IDRDY) on, that the interface is 
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ready to make the transfer of data. This occurs at time 
T2. At time T4 bits 0 through 8 of shift register two 
are cleared. Bit 9 is initially set to a logic one or 
the mark condition by the master clear signal. Bit 9 
holds the line in the mark condition as required when no 
character is being transmitted. At TS the data is trans-
ferred to the shift register. Finally at T7, the master 
clock is started and the data is shifted out of shift 
register two to the "transmitted data" line at the pre-
scribed data rate. A counter counts eleven pulses and 
then stops the clock. Since bit 8 is a logic zero, the 
first clock pulse shifts the start bit onto the line. 
The next seven clock pulses clock the information bits 
onto the line. At clock pulse nine, the parity bit is 
sent. The parity bit is generated based on the seven 
information bits such that the transmitted character has 
an even number of bits. At pulse ten, the stop bit is 
clocked onto the line. Logic one's are shifted onto 
the register from the left such that the stop bit is 
available at the correct time. The line is then held in 
the mark condition until the next character is transmitted. 
Clock pulse eleven is decoded, used to stop the clock, and 
also guarantees that at least one stop bit is sent. The 
next character to be transmitted cannot be transferred to 
shift register two until the previous one has been trans-
mitted. A "transmit to accumulator" instruction will not 
be honored because the "device ready" flag will not be 
turned on until the previous character has been trans-
mitted. 
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After a character has been transmitted, the data set 
interface is held in the transmit mode for approximately 
250 milliseconds. At the end of this delay time the 
interface switches to the receive mode and is ready to 
receive any incoming data. The main purpose of this 
feature is to keep the interface in the transmit mode such 
that the interface does not alternate between modes while 
a block of characters are being transmitted. This feature 
is not too important when full duplex operation is used. 
However, for half duplex operation (using the 202C data 
set}, it takes approximately 200 milliseconds to reverse 
the line direction. This delay circuit prevents line 
turn around as long as the next character is transmitted 
before the delay ends. 
C. Device Status 
The current status of the device can be ascertained 
by the execution of the "device status" command, with the 
appropriate device code (DST'33}. The device status is 
placed in the accumulator. The meaning of each bit is 
given in the Appendix A and will not be repeated here. 
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D. Interface Commands 
In order to control the interface the "execute 
command in accumulator" instruction (EXU'33) of the 
computer is used. The interface decodes the contents of 
the accumulator as a command when this instruction is 
issued. The meaning of the bits of the accumulator are 
given in Appendix B. The commands are explained in 
detail in the next sections. 
E. Control Commands 
1. Force Transmit and Force Receive 
There are two basic control commands which 
control the mode of the data set interface. These 
are the "Force Transmit" command (FXMIT) and the 
"Force Receive" command (FRCV) • These commands do 
exactly as their names imply. When the "Force 
Transmit" command is executed the data set interface 
is placed in the transmit mode. If the interface 
was previously in the transmit mode and a character 
was being transmitted, the command causes the inter-
face to remain in the transmit mode after the 
character has been transmitted. The interface will 
not automatically switch to the receive mode as it 
normally would. The "Force Receive" command forces 
the interface into the receive mode, and initializes 
flip-flops such that incoming data can be received. 
It should be noted that these commands have 
destroying effects if they are used at certain 
times due to the half duplex nature of the inter-
face. If data is being transmitted and the "Force 
Receive" command is executed, the data being 
transmitted is destroyed. The destroying of the 
transmitted data will probably not do any harm 
since the IBM-360 data adapter operates in half 
duplex, and if it executes an instruction to 
transmit, it is probably because the data it pre-
viously received was in error. To handle error 
situations, the 360 computer must be programmed 
properly. The opposite situation occurs if data 
is being received and the "Force Transmit" command 
is issued: the received data is ignored. 
One major use of these commands will be with 
a 202C data set where the turn around delay time 
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is much greater than the average instruction time. 
The "Force Transmit" command can be executed before 
the data is actually ready. Therefore when the data 
is ready to be transmitted, the line may be turned 
around. Also the "Force Transmit" command can be 
executed to prevent the line from turning back to 
the receive mode when more data is expected to be 
transmitted and the delay (after a character has 
completed transmission) is expected to run out. 
Another use of the "Force Transmit" command is 
with the "Arm Transmit Interrupt" to allow the 
computer to initially get to the interrupt sub-
routine from the main line program. (See 
Example 3, Appendix B.) 
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There are two ways to get to the receive mode 
from the transmit mode. The first way is to trans-
mit a character and allow the receive mode to be 
reached automatically. The second way is to execute 
the "Force Receive" command. 
2. Force Break 
The "Force Break" command (FBRK) causes the 
"transmitted data" line to be held in the space 
condition for at least two character times. This 
command can be used to interrupt the IBM-360 
computer. If a character is being transmitted by 
the interface, this character must be allowed to 
complete its transmission before the "Force Break" 
command is executed. This can be done by testing 
the interface to see if it is "idle". If the "idle" 
flag is on, the "Force Break" command can be exe-
cuted without damaging the last character being 
sent. With the 202C data set equipped with a 
supervisory channel, the break signal is sent over 
the supervisory channel. It is sent on the 
"supervisory transmitted data" line (STD). 
3. Parity Commands 
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Two commands control the parity generator/ 
tester. Normally parity is enabled. This means 
that even parity will be generated automatically 
when the data is transmitted. Also bits 0 through 
4 of the accumulator are ignored. Only the seven 
information bits, bits 5 through 11, are trans-
mitted to the data set interface, and based on 
these, a logic one or a logic zero is generated in 
the parity bit position to make the parity even. 
When parity is disabled, bit 4 of the accumulator 
is transferred to shift register two, and this bit 
takes the place of the parity bit. For this case 
there are eight information bits and no parity bit. 
In the receive mode, when parity is enabled the 
parity bit is not transferred to the accumulator. 
When parity is disabled, the parity bit is trans-
ferred to bit 4 of the accumulator, and as such can 
can represent an eighth information bit. Parity 
can be enabled by the "Parity Enable/Clear Interrupt" 
command (PECI) and it can be disabled by the "Disable 
Parity" command (DP). 
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F. The Interrupt System 
An extensive interrupt system is provided by the 
data set interface to allow a great deal of flexibility 
when communicating with the IBM-360 System. Each inter-
rupt has to be enabled by the "execute conunand in accumu-
lator" instruction with the appropriate bits of the 
accumulator set. The exact format of each command is 
given in Appendix A. Initially all interrupts are 
disabled by the master clear signal. 
1. Enable Parity Interrupt 
When the parity interrupt system is enabled 
by the "Enable Parity Interrupt" command (EPI), 
an interrupt is issued to the SCC-650 computer when 
a parity error occurs. To clear the interrupt from 
the interface, the command "Enable Parity/Clear 
Interrupt" must be executed. This interrupt is 
basically a computer time saving command. Under 
normal conditions, using a polling technique as 
in example 1 of Appendix B, an error is not the 
expected situation and as such using the "input/ 
output error test" instruction on every received 
character wastes computer time. By using this 
interrupt, the error is still detected and the 
interrupt routine can initiate commands to inform 
the IBM-360 computer to retransmit the bad 
character (if the 360 system is programmed to 
handle this) or to take any other appropriate 
action. 
2. Receive Interrupts 
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There are two interrupts that can occur while 
the interface is in the receive mode. The first 
of these is the "Arm Receive Interrupt" (ARMRCVR) . 
With this system enabled, an interrupt is issued 
when a character has been received and is in shift 
register two awaiting the "transfer to accumulator" 
instruction. The interrupt is cleared when the 
instruction has been executed. The second type of 
interrupt is enabled by the "Arm Receive Special 
Interrupt" command (ARMRCVS) . This interrupt 
occurs when both shift registers within the inter-
face contain characters: that is, two characters 
have been received. In the event that a second 
character has not been received withon 250 milli-
seconds after the first character, an interrupt is 
issued even though only one register contains a 
valid character. This latter interrupt system is 
more practical for large quantities of data. Two 
characters can be handled in the interrupt routine 
easily, and there is more time between two conse-
cutive interrupts. This allows the main program 
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more processing time before the computer is forced 
to handle an interrupt. Also if the data is such 
that two characters are related (such as when a 
twelve bit word is being formed from two characters), 
this interrupt can be used effectively to indicate 
when two characters have been received. The dis-
advantage of using this interrupt is that two 
characters are required to efficiently use the 
system. A block of characters that contains an even 
number of characters is efficiently handled. When 
the block contains an odd number of characters, 
there is that delay before the last character causes 
the interrupt. 
3. Transmit Interrupts 
There are two possible interrupts that can occur 
while the interface is in the transmit mode. The 
first one is enabled by the command "Arm Transmit 
Interrupt" (ARMXMIT). The interrupt is issued when 
the transmission of a character has been completed. 
This allows the data to be transmitted at maximum 
speed and allows the computer to work on other pro-
grams during the actual transmitting. The "Force 
Transmit" command can be used to start transmitting 
of data using this interrupt. (See Example 3, 
Appendix B.) The second one is the "Arm Receive 
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Interrupt while in Transmit Mode" (ARMRCVX). This 
allows the detection of incoming data while the 
interface is in the transmit mode. The interrupt 
is issued when the received data is initially 
detected. This is done by detecting the start bit. 
However, when the 202C data set is used with a 
supervisory channel, the detection of when "super-
visory received data" is turned off also causes 
the interrupt. This interrupt can be used to pre-
vent thE~ loss of incoming data while the interface 
is in t~e transmit mode. The "Force Receive" command 
must be executed to actually receive the data. The 
interrupt is cleared when a "transmit to accumulator" 
instruction is executed. 
4. Disable Interrupts 
The interrupts listed above are all disabled by 
the same command, the "Disable Interrupt" command 
(DISI) . 
5. Data Carrier Interrupt 
The "Arm/Clear Data Carrier Interrupt" command 
(ACDCI) enables this system and the "Disable Data 
Carrier Interrupt" command (DDCI) disables the system. 
This interrupt is mainly for error detection when the 
"data carrier detected" signal from the data set is 
turned off at the wrong time. The interrupt 
can be cleared by executing the "Arm/Clear Data 
Carrier Interrupt" command. 
6. Skip on Device Flag 
In order to detect that the interface has 
caused an interrupt, the "skip on device flag" 
command (SDF) can be used. 
When this command is executed, the next 
sequential instruction is executed if the inter-
face has caused an interrupt. If the interface 
has not caused an interrupt, the next sequential 
instruction is skipped. The "skip on device flag" 
command has no meaning unless it is used in con-
junction with the interrupt system. 
G. Implementation Using the 202C Data Set 
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Initially the interface is connected so as to operate 
with a l03A data set. To convert it so that it will 
operate with a 202C data set is relatively easy. A new 
cable will be required between the interface and the 202C 
data set to provide the necessary signals between the two 
units. The master clock frequency will have to be 
increased to 1200 bits per second, and the half bit timer 
circuit will have to be reduced to approximately 4.16 
milliseconds. Both of these require a capacitor change. 
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APPENDIX A. Instruction Manual 
1. Operating Procedure 
Connect the cables between the data set and the 
interface, and between the interface and the I/0 connec-
tor on the computer. 
Turn on computer power and data set interface 
power. Press the START pushbutton on the computer con-
sole to initialize the interface. 
At this point a good procedure to follow is to place 
the computer in the following loop which tests to see if 
the interface is active. 
SEL '33 





SRA o,z Is DSI Active? 
JMB -A No 
Yes. 
As long as the data set power is off the computer will 
cycle in this loop. The data set power can be turned on 
now or after the IBM-360 system answers the telephone. 
Dial the telephone number of the IBM-360 modem. 
When the tone is heard, turn on the data set power (if it 
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is not already on) and place the phone the cradle on the 
acoustic coupler. 
2. Data Set Interface Commands 
SEL '33 The data set interface is selected. The 
interface becomes active when the data set 
turns on DSR, i.e., when the power on the 
data set is turned on. 
TMR '33 The data set interface is terminated and it 
is reinitialized. 
DST '33 The device status of the interface is placed 
into the accumulator. 
Accumulator Bit Signal Meaning of a logic one 
0 RCV Interface is in receive mode 
1 EINT An interrupt has been issued 
to the computer 
2 PE Parity error has been 
detected 
3 DCL Data carrier detect turned 
off (once it has been on) 
4 SRD Supervisory received data 
is on 
5 BRK Break signal is being sent 
6 RXI Interrupt caused by incoming 
data while in XMIT mode 
7 DCD- Data carrier detect is off 
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8 SRlF Shift register one is full 
9 SR2F Shift register two is full 
10 IDL Interface is idle, no data 
is being received or trans-
mitted 
11 ACT Interface is active and ready 
SDF '33 The next sequential instruction is skipped 
when there is no interrupt. The next sequen-
tial instruction is executed if there is an 
interrupt. It is used to determine that the 
interface, rather than some other device, 
caused the interrupt. 
EXU '33 Execute the command according to the contents 
\ 
of the accumulator. 
Pair 1 
AlO All 
1 1 '0003 DISI Disable the interrupt 
system (except for DCI) 
1 0 '0002 ARMXMIT Arm transmit interrupt. 
An interrupt occurs when 
a character has completed 
transmitting. 
0 1 '0001 ARMRCVX Arm receive interrupt while 
in transmit mode. An inter-











'0004 Not Used 
'0060 FXMIT 
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in the transmit mode and 
received data is detected. 
Arm receive special. When 
both receive registers are 
full an interrupt is issued. 
Arm receive interrupt. 
When one character has been 
received, an interrupt is 
issued. 
Force Transmit. If inter-
face is in receive mode, it 
is switched to transmit 
mode. If interface is in 
transmit mode, it will not 
automatically switch to 
receive mode after a charac-



















Force Receive. The inter-
face is switched to the 
receive mode if it is not 
in the receive mode. 
Force Break. A space con-
dition is held on the trans-
mitted data line for at 
least two character times. 
(This interrupts the IBM-360 
system.) 
Disable Parity. The parity 
generator is disabled and 
bit A04 of the accumulator 
becomes a data bit. 
Parity Enable/Clear Interrupt. 
The parity generator is ena-
bled and/or the parity inter-
rupt is cleared. 
Enable Parity Interrupt. An 
interrupt occurs when bad 
parity is detected. (This is 










1 '1400 DDCI Disable data carrier 
interrupt (DCI) system. 
0 '1000 ACDCI Arm data carrier interrupt 
and/or clear the interrupt. 
An interrupt occurs when 
the "data carrier detected" 
signal turns off (once it 
has been on) • 
1 '0400 Not Used 
The accumulator is partially decoded by pairs of 
bits. Therefore, any command under pair i can be 
issued with any other pair (or pairs) except for 
another command under pair i. Therefore, for example, 
ARMXMIT, ARMRCVR, and DP can be issued together under 










To execute ARMXMI'l' and ARMRCVX, two EXU commands 
must be executed with two different accumulator 
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contents. The one restriction to this is that con-
flicting commands cannot be issued at the same time. 
For example, the DISI command disables five interrupts. 
An attempt to enable any of these five interrupts 
results in conflicting commands and the outcome is 
unpredictable. Also when both ARMRCVR and ARMRCVS 
are enabled, ARMRCVS is assumed. 
3. Programming Hints 
a. Do not forget that the computer can execute many 
instructions while a character is being tra~s­
mitted. Therefore be careful with the "Force 
Receive" instruction and the "Disable Parity" 
instruction. The former can destroy the trans-
mitted data and the latter can cause the wrong 
parity bit to be sent. The "Force Break" 
instruction also can destroy the transmitted 
data unless care is taken. 
b. When using the "Arm Receive Interrupt while in 
Transmit Mode" (ARMRCVX) system, the "Force 
Receive" command must be executed as soon as 
possible. Otherwise the incoming data will be 
lost or partially destroyed. 
c. It is necessary to know the relative speeds 
of the devices connected to the SCC-650 
computer so that proper buffering can be pro-
vided. For example, at the present time both 
the data set interface and the ARDS operate 
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at 110 bits per second. However, the ARDS 
interface cannot respond fast enough to correctly 
receive all the data from the data set interface. 
It is necessary to buffer the received data 
before it is sent to the ARDS. When the tele-
type is used no buffering is necessary. The 
received data can be sent directly to the 
teletype without losing any data. 


* Enable interrupt system 
ENA 
* Dummy Routine 
N~P 
JMB *-1 
* Interrupt Routine 
INT BSS 2 
* Save A and X Registers 
STA +C 
STX +D 




* Store data in buffer 
STA* P$ZliNT 
MIN P$ZliNT 
* Transfer second character to buffer 
TTA I 33 
JMF *+2 
JMF +B 
*Store data in buffer 
STA* P$ZJINT 
MIN P9$INT 
*Restore A and X registers 




P¢INT PAR BUF 
.C BSS 1 
.D l3SS l 
return to main line 
pointer to buffer 




This example will transmit the words "TEST R¢UTINE" 
on an interrupt basis to the interface. It is just an 
example to illustrate how to use the "Arm Transmit 
Interrupt" (ARMXMIT). It also gives an example of the 
use of the "Force Transmit" and "Force Receive" Cormnands. 
The interface is put into the receive mode after the 







* Select data set interface 
SEL '33 
* Test to verify that interface is active 





SRA o,z Is interface active? 
JMB -A N¢ 
* Arm transmit interrupt and interrupt system 
LDL I 2 
EXU '33 
ENA 





* Dummy Routine 
N¢P 
JMB *-1 
* Interrupt Routine 
INTT BSS 2 
* Save A and X registers 
STA +C 
STX +D 
* Update counter 
MIN CNT 
JMF +B 
* Transmission has completed 





* Transmit character from buffer 
.B LDA* PNT 
TFA '33 
MIN PNT 
* Restore registers 
.E LDA +C 
LDX +D 
* Return to main line 
CLI 
JRT INTT 
PNT PAR DATA 
CNT BSS 1 
DATA TEXT 12, TEST R¢UTINE 
.c BSS 1 
.D BSS 1 
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APPENDIX C. Description of Data Set Interface 
This is a functional description in computer design 
language notation of the data set interface. 
1. Notation 
In order to adequately and completely describe the 
operation of the data set interface, the computer design 
language notation was extended to cover a delay circuit 
and the triggering of flip flops on rising or falling 
edges • 
• Delay Circuit. Y ; $ Y is the name of the output 
of a monostable multivibra-
tion or delay circuit. The 
delay signal is initiated by 
some other signal. 





X = 1 means the delay has 
been initiated, and is timing 
out. 
X = 0 means the delay has 
ended.$ 
the output of a clock producing 
rectangular wave. 
= 1 refers to the rising edge. 
= 0 refers to the falling edge. $ 
Example X: FF•l; $where FF is a Flip Flop $ 
On the rising edge of clock X set 
tile flip flop 
X FF + 0; $ On the falling edge of clock X 
reset the flip flop $ 
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2. Functional Description of Data Set Interface 



























$Shift register 2$ 
$Transmit data FF; BIT 9 of SR2$ 
$Shift register 1$ 
$Enable parity FF$ 
$Parity pointer FF$ 
$Shift in progress FF$ 
$Clock pulse's decode register$ 
$Idle FF$ 
$Shift between buffers FF$ 
$IDRDY FF$ 
$Data terminal ready FF$ 
$Active FF$ 
$Request to send FF$ 
$Wait enable FF$ 
$Force transmit FF$ 
$Supervisory received data FF$ 
$Force receive FF$ 
$Arm transmit interrupt FF$ 
$Arm receive interrupt while in 
transmit mode FF$ 
$Arm receive interrupt while in 
receive mode FF$ 
$Arm receive special interrupt FF$ 
$Shift register 2 full FF$ 
$Receive-Transmit interrupt FF$ 
$Shift registers 1 full FF$ 
$Enable parity interrupt FF$ 
$Modem lost FF$ 




$Data carrier interrupt FF$ 
.INPUTS. T(0-7); $Clock Pulse from CPU$ 
A(0-11); $Accumulator$ 
R(4-ll); $Decode Register$ 
I¢P; $Input/output flag$ 
DRDY; $Computer ready flag$ 
RRA; $Transfer to accumulator flag$ 
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TFA; $Transfer from accumulator flag$ 
DST; $Device Status flag$ 
SDF; $Skip on Device Flag$ 
STCLEAR; $Start clear flag$ 
LIN; $Received data line$ 
CTS; $Clear to send line$ 
DCD; $Data carrier detect$ 
DSR; $Data set ready$ 
SRD; $Supervisory received data$ 
.DEC~DE. ST=CLK(0-4); $Decode of number of SFT 
clock pulses$ 
DELAY CIRCUIT. RCPC; $Half bit timer; receive mode-
clear parity counter$ 
.CL¢CK. SFT; 
WAIT; $Wait timer after character 
has been sent$ 
DLY ; $Delay timer for ARMRCVS$ 
BRK ; $Break signal$ 
$shift timer clock$ 
.TERMINAL. DS=R7*R8*-R9*Rl0*Rll; 
DSTDS = DST*DS; 
TTADS = TTA*DS; 
TFADS = TFA*DS; 
SEL = R4*RS*-R6*I¢P; 
TMR = R4*-RS*R6*I¢P; 
SELDS = SEL*DS; 
TMRDS = TMR*DS; 
SDFDS = SDF*DS; 
MSCLR = TMRDS + STCLEAR; 
RCV = -RTS; 
XMIT = CTS*RTS; 
DLS = STll*XMIT; 
RSTlO = STlO*RCV; 
FBRK = EXUDS*-A6*A7; 
FXMIT = EXUDS*A6*A7*-FXM*T7; 
DSLR = EXUDS*A2*-A3+EXUDS*A2*A3; 
RSET = FXMIT+FRCV+MSCLR+DSLR+FBRK; 
SCLK = RSET+RSTlO+DLS; 
STD = -BRK*RCV; 
RCSR2 = SBB*TO; 
DTATFR = SR2F*TTADS; 
SDIB = Tl*SBB*RCV 
XCPC = DRDY*T4*TFADS; 
CSR2 = MSCLE+RCSR2+XCPC; 
LszjUT = XDT*-BRK;$Transmitted Data Line$ 
PCB = SRl (0) ; 
SDI = ACT*RCV*LIN; 
CPFF = CPI+CSR2; 
$Initialization$ 
:IF MSCLR THEN (SR2(0-8)=0, $Cleared by CSR2$ 
XDT = 1, 
SRl(0-8) = 0, 
EP = 1, 
SIP = 0, $Cleared by SCLK$ 
IDL = 1, 
SBB = 0, 
IDRDY = 0, 
DTR = 0, 
ACT = 0, 
RTS = 0, 
WEN = 0, 
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FXM=O, SRDFF=O, FRCV=O, ARMXMIT=O, ARMRCVX=O, 
ARMRCVR=O, ARMRCVS=O, SR2F=O, RXI=O, SRlF=O 
EPI=O, DCI=O, ML=O, PFF=O); 
:IF CSR2 THEN ( s R2 ( 0- 8 ) = 0 I SR2F=O, PFF=O); 
:IF SCLK THEN (SIP=O) ; 
:IF -SIP THEN ( CLK ( 0- 3 ) = 0 ) ; 
:IF RSET THEN (SRIF=O) ; 
$Select$ 
:IF SELDS THEN (DTR +- 1) ; 
DTR :IF DSR THEN (ACT +- 1) ; 
$Terminate$ 
:IF TMRDS THEN (DTR +- 0, ACT +- 0); 
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:MSCLR = TMRDS + STCLEAR $TMRDS initializes interface$ 
$Device Status$ 
:IF DSTDS THEN (IDRDY +- 1, 
INOO = RCV, 
INOl = EINT 
IN02 = PFF, 
IN03 = DCL, 
IN04 = SRD, 
IN05 = BRK, 
IN06 = RXI, 
IN07 = -DCD, 
!NOS = SRlF, 
IN09 = SR2F, 
INlO = IDL, 
INll = ACT) 
'r7: IDRDY ( 0; 

$Transmit Mode$ 
Tl*IDL*TFADS : RTS + 1, WEN + 0; 
T2*IDL*TFADS : IF XMIT THEN (IDRDY + 1) : 
T4*TFADS*DRDY: SR2(0-8) + 0, 
PC + 0; 
TS*TFADS*DRDY: SR2(1-7) + A(S-11), 
IF -EP THEN (SR2(0) + A04); 
T7: IDRDY + 0, 
IF XMIT*IDL*ACT*TFADS THEN (SIP + 1) : 
$Clock SFT is started$ 
TO*ACT: IDL = -SIP+-(RCV*SRlF); 
$Shift Data Out$ 
SFT*XMIT: XDT + SR1(8), 
SRl + SRl.RSH.l, 
SR1 ( 0) + 1: 
$Parity Generator$ 
SFT*XMIT :IF SR1(8) THEN(PC =-PC); 
ST7*EP*XMIT IF PC THEN(SR1(7) + 1); 
$Automatic Return to Receive Mode$ 
DLS : SIP + 0, $Clock SFT is stopped$ 
WAIT + 1; 
RTS : IF WAIT THEN (WEN + 1) ; 
Tl*TFADS*IDL : (WEN + 0): $Next TFA prevents return to 
receive mode$ 
RTS*WEN IF -WAIT THEN (RCV + 1); 
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$Enable Interrupts$ 
EXUDS . IF AlO*-All THEN (ARMXMIT +- 1) ' . 
IF -AlO*All THEN (ARMRCVX +- 1) ' 
IF A08*A09 THEN (ARMRCVS +- 1) ' 
IF A08*-A09 THEN (ARMRCVR +- 1) ' 
IF -A04*A05 THEN (EPI +- 1) ' 
IF A02*-A03 THEN (DCI +- 1) i 
$Disable Interrupts$ 
EXUDS : IF AlO*All THEN (ARMXMIT +- 0, 
ARMRCVX +- 0, 
ARMRCVS +- 0, 
ARMRCVR +- 0, 
EPI +- 0) ' 
IF A02*A03 THEN (DCI +- 0) i 
$Interrupt System$ 
ARMXMIT*ACT : EXTINT = IDL*XMIT; 




IF -LIN+SRDFF*-SRD THEN (RXI +- 1) ; 
EXTINT = RXI ; 
IF RCV*TTADS*-SR2F THEN (RXI +- 0); 
IF SRDFF*-SRD THEN (SRDFF + 0) ; 
65 
ARMRCVS IF SDIB THEN (DLY + 1) ; 
IF -DLY THEN (RED + 1) ; 
ARMRCVS*ACT EXTINT = RCV*SR1F*SR2F; 
ARMRCVS*RCV IF SR1F*SR2F THEN (RED + 0) ; 
IF -RED THEN (DLY + 0) ; 
ARMRCVS*ACT EXTINT = IDL*SR2F*-DLY; 
ARMRCVR*-ARMRCVS*ACT EXTINT = RCV*SR2F; 
EPI*ACT : EXTINT = PFF; 
EXUDS*A04*A05 : PFF + 0; 
IF DCD THEN (ML + 1); 
DCI*ACT EXTINT = -DCD*ML; 
EXUDS*A02*-A03: ML + 0; 
$Force Transmit$ 
T2*EXUDS*A06*A07 IF RTS THEN (FXM + 1); 
T7*EXUDS*A06*A07 : IF -FXM THEN (RTS + 1, SR1F + 0, 
SIP+ 0); 







:IF -FXM THEN (RTS + 1, WEN + 0); $Override 
automatic return to receive mode$ 
:IF RTS*IDL*WAIT THEN (FXM + 0); 
FRCV + 1, SRlF + 0, SIP+ 0; 
IF FRCV THEN (RCV + 1) ; 
IF -RTS THEN (FRCV + 0); 
BRK + 1, 
IDL + 0; 
$Enable and Disable Parity$ 
EXUDS*A04*A05. EP + 1; 
EXUDS*A04*-A05 EP + 0; 
$SDF$ 
DF = SDFDS*EINT; 
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